2602
- 收藏
- 点赞
- 分享
- 举报
【已解决】7604+3531A bt1120 stand方式接收无数据
本帖最后由 goodman 于 2017-11-15 17:47 编辑
大家好,
配置如下,3531端的配置如下:
[code] # cat /proc/umap/vi
[VIU] Version: [Hi3531A_MPP_V1.0.4.0 B030 Release], Build Time: [Jan 13 2017, 17:17:09]
-----MODULE PARAM--------------------------------------------------------------
detect_err_frame drop_err_frame stop_int_level max_cas_gap vi_vb_source
10 0 0 28000 0
-----VI DEV ATTR---------------------------------------------------------------
Dev IntfM WkM ComMsk0 ComMsk1 CLKM AD0 AD1 AD2 AD3 Seq DPath DType DRev bDllSlave
0 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
2 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
4 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
6 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
-----VI HIGH DEV ATTR---------------------------------------------------------------
Dev InputM WkM ComMsk0 ComMsk1 AD0 AD1 AD2 AD3 Seq CombM CompM ClkM Fix FldP DPath DType DRev
-----VI PHYCHN ATTR------------------------------------------------------------
PhyChn CapX CapY CapW CapH DstW DstH CapSel ScanM SkipM Mirror Flip IntEn PixFom SrcRat DstRat SkipMEx SkipMExYMask SkipMExCMask
0 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
8 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
16 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
24 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
-----VI PHYCHN MINOR ATTR------------------------------------------------------------
PhyChn CapX CapY CapW CapH DstW DstH CapSel ScanM Mirror Flip PixFom MixCap DwScal SrcRat DstRat
-----VI PHYCHN STATUS 1----------------------------------------------------------
PhyChn BindDev Way IntCnt VbFail LosInt TopLos BotLos BufCnt IntT SendT Field Stride
0 0 0 0 0 0 0 0 0 0 0 (null) 0
8 2 0 0 0 0 0 0 0 0 0 (null) 0
16 4 0 0 0 0 0 0 0 0 0 (null) 0
24 6 0 0 0 0 0 0 0 0 0 (null) 0
-----VI PHYCHN STATUS 2---------------------------------------------------------
PhyChn MaxIntT IntGapT MaxGapT OverCnt LIntCnt ThrCnt AutoDis CasAutD TmgErr ccErrN IntRat
0 0 0 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0 0 0
-----VI PHYCHN VBI ATTR---------------------------------------------------------
PhyChn VbiId X Y Local Len CasErrN
-----VI CASCADE CHN ATTR---------------------------------------------------------
CasChn Dev PhyChn SrcRat DstRat
-----VI CHN STATUS-------------------------------------------------------------
ViChn bEnUsrP FrmTime FrmRate SendCnt SwLost Depth Rotate
0 N 0 0 0 0 0 NONE
8 N 0 0 0 0 0 NONE
16 N 0 0 0 0 0 NONE
24 N 0 0 0 0 0 NONE
-----VI CHN CALL VGS STATUS 1-------------------------------------------------
ViChn UsrBgnNOk UsrCancel UsrEndOk UsrCbOk CvrBgnNOk CvrCancel CvrEndOk CvrCbOk
-----VI CHN CALL VGS STATUS 2-------------------------------------------------
ViChn OsdBgnNOk OsdCancel OsdEndOk OsdCbOk ScaleNOk SclCancel SclEndOk SclCbOk[/code]
数据脚连接为 VI0[0~7] ->7604的 cbcr VI1[0-7]->7604的Y。 另外由7604的LLC提供VI0_CLK.
管脚复用也切换对了。现在VI就是没有中断,大家帮分析下可能是哪里的原因
“"VI0_CLK管脚复用关系选择:
0 : VI0_CLK ---->Y
1 : GPIO21_0
2 : VI_ADC_REFCLK0
3 : reserved
其它:reserved"
”
大家好,
配置如下,3531端的配置如下:
[code] # cat /proc/umap/vi
[VIU] Version: [Hi3531A_MPP_V1.0.4.0 B030 Release], Build Time: [Jan 13 2017, 17:17:09]
-----MODULE PARAM--------------------------------------------------------------
detect_err_frame drop_err_frame stop_int_level max_cas_gap vi_vb_source
10 0 0 28000 0
-----VI DEV ATTR---------------------------------------------------------------
Dev IntfM WkM ComMsk0 ComMsk1 CLKM AD0 AD1 AD2 AD3 Seq DPath DType DRev bDllSlave
0 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
2 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
4 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
6 BT1120S 1Mux ff000000 ff0000 UP -1 -1 -1 -1 UVUV ByPass YUV N Y
-----VI HIGH DEV ATTR---------------------------------------------------------------
Dev InputM WkM ComMsk0 ComMsk1 AD0 AD1 AD2 AD3 Seq CombM CompM ClkM Fix FldP DPath DType DRev
-----VI PHYCHN ATTR------------------------------------------------------------
PhyChn CapX CapY CapW CapH DstW DstH CapSel ScanM SkipM Mirror Flip IntEn PixFom SrcRat DstRat SkipMEx SkipMExYMask SkipMExCMask
0 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
8 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
16 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
24 0 0 1600 1200 1600 1200 both P SKIPNON N N Y sp422 -1 -1 N 0x0 0xa
-----VI PHYCHN MINOR ATTR------------------------------------------------------------
PhyChn CapX CapY CapW CapH DstW DstH CapSel ScanM Mirror Flip PixFom MixCap DwScal SrcRat DstRat
-----VI PHYCHN STATUS 1----------------------------------------------------------
PhyChn BindDev Way IntCnt VbFail LosInt TopLos BotLos BufCnt IntT SendT Field Stride
0 0 0 0 0 0 0 0 0 0 0 (null) 0
8 2 0 0 0 0 0 0 0 0 0 (null) 0
16 4 0 0 0 0 0 0 0 0 0 (null) 0
24 6 0 0 0 0 0 0 0 0 0 (null) 0
-----VI PHYCHN STATUS 2---------------------------------------------------------
PhyChn MaxIntT IntGapT MaxGapT OverCnt LIntCnt ThrCnt AutoDis CasAutD TmgErr ccErrN IntRat
0 0 0 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0 0 0
-----VI PHYCHN VBI ATTR---------------------------------------------------------
PhyChn VbiId X Y Local Len CasErrN
-----VI CASCADE CHN ATTR---------------------------------------------------------
CasChn Dev PhyChn SrcRat DstRat
-----VI CHN STATUS-------------------------------------------------------------
ViChn bEnUsrP FrmTime FrmRate SendCnt SwLost Depth Rotate
0 N 0 0 0 0 0 NONE
8 N 0 0 0 0 0 NONE
16 N 0 0 0 0 0 NONE
24 N 0 0 0 0 0 NONE
-----VI CHN CALL VGS STATUS 1-------------------------------------------------
ViChn UsrBgnNOk UsrCancel UsrEndOk UsrCbOk CvrBgnNOk CvrCancel CvrEndOk CvrCbOk
-----VI CHN CALL VGS STATUS 2-------------------------------------------------
ViChn OsdBgnNOk OsdCancel OsdEndOk OsdCbOk ScaleNOk SclCancel SclEndOk SclCbOk[/code]
数据脚连接为 VI0[0~7] ->7604的 cbcr VI1[0-7]->7604的Y。 另外由7604的LLC提供VI0_CLK.
管脚复用也切换对了。现在VI就是没有中断,大家帮分析下可能是哪里的原因
“"VI0_CLK管脚复用关系选择:
0 : VI0_CLK ---->Y
1 : GPIO21_0
2 : VI_ADC_REFCLK0
3 : reserved
其它:reserved"
”
我来回答
回答2个
时间排序
认可量排序
认可0
认可0
或将文件直接拖到这里
悬赏:
E币
网盘
* 网盘链接:
* 提取码:
悬赏:
E币
Markdown 语法
- 加粗**内容**
- 斜体*内容*
- 删除线~~内容~~
- 引用> 引用内容
- 代码`代码`
- 代码块```编程语言↵代码```
- 链接[链接标题](url)
- 无序列表- 内容
- 有序列表1. 内容
- 缩进内容
- 图片![alt](url)
相关问答
-
2019-07-10 10:56:51
-
2018-10-18 16:59:16
-
2017-07-24 14:07:39
-
2019-07-04 14:51:59
-
2018-12-16 09:30:54
-
2019-05-28 21:55:26
-
2016-06-11 16:55:15
-
2019-05-22 16:27:56
-
2016-06-23 23:27:37
-
2018-10-19 15:20:12
-
2016-04-18 14:10:20
-
2016-04-15 11:28:48
-
2018-06-25 22:00:13
-
2020-12-07 16:47:20
-
2017-06-30 11:45:11
-
12016-05-04 18:02:34
-
2020-06-24 17:35:06
-
2016-04-18 17:35:07
-
2016-04-18 17:31:38
无更多相似问答 去提问
点击登录
-- 积分
-- E币
提问
—
收益
—
被采纳
—
我要提问
切换马甲
上一页
下一页
悬赏问答
-
5SS928的emmc有32GB,bootargs设置使用16GB,但是为啥能用的只有rootfs的大小
-
33SS928怎样烧写ubuntu系统
-
10ToolPlatform下载rootfs提示网络失败
-
10谁有GK7205V500的SDK
-
5Hi3516CV610 烧录不进去
-
10Hi3559AV100 芯片硬解码h265编码格式的视频时出现视频播放错误,解码错误信息 s32PackErr:码流有错
-
5海思SS928 / SD3403的sample_venc.c摄像头编码Demo中,采集到的摄像头的YUV数据在哪个相关的函数中?
-
5海鸥派openEuler无法启动网卡,连接WIFI存在问题
-
66有没有ISP相关的巨佬帮忙看看SS928对接IMX347的图像问题
-
50求助hi3559与FPGA通过SLVS-EC接口对接问题
举报反馈
举报类型
- 内容涉黄/赌/毒
- 内容侵权/抄袭
- 政治相关
- 涉嫌广告
- 侮辱谩骂
- 其他
详细说明
提醒
你的问题还没有最佳答案,是否结题,结题后将扣除20%的悬赏金
取消
确认
提醒
你的问题还没有最佳答案,是否结题,结题后将根据回答情况扣除相应悬赏金(1回答=1E币)
取消
确认