标准单元库设计(一)

david 2022-03-06 09:00:09 2461

Standard Cell Architecture

● Standard cells are designed based on power, area and performance.● First step is cell architecture. Cell architecture is all about deciding cell height based on pitch & library requirements. We have to first decide the track, pitch, β ratio, possible PMOS width and NMOS width.● Track : Track is generally used as a unit to define the height of the std cell.Track can be related to lanes e.g. like we say 4 lane road, implies 4 vehicles can run in parallel. Similarly, 9 track library implies 9 routing tracks are available for routing 9 wires in parallel with minimum pitch.● Pitch : The distance between two tracks is called as pitch.● Via : Vias are used to connect two different metal layers as shown in Fig. 1(a). In Fig.1(b), we are connecting M1 and M2 using a Via. We don’t make tracks with minimum spacing as we will get DRC error if there is any via overhang.
Fig. 1(a) Via connecting metal 1 and metal 2. Fig. 1(b) Pitch calculation including via overhang● Let us see how to calculate the standard cell height, pitch, size of PMOS and NMOS for a 9 track library.- Let the metal width be 4 units, minimum metal to metal spacing is 3 units and via overhang be 2.

  • Pitch = 2[1/2(metal width)+Via overhang]+ metal-to-metal spacing. Using this formula, Pitch = 11 units.
  • Standard cell height = Pitch * (N-1) where N represents the number of tracks. This sums to 88 units.
  • In a layout, the cells will be arranged one above the other, in such away that they can share one common VDD and VSS. Fig. 2 depicts two cells(can be any cells) abutted in such a way that they share the same VDD.

Fig. 2 Calculation of Standard cell height● Let us take the β ratio as 1.5. Hence, Wp=1.5Wn. Below given are the variables used for calculating the standard cell height :

  • p = Poly overhang, here it is 2 units.
  • x = Minimum well to well spacing required between the two cells, here it is 12 units.
  • y = We need to leave half of the space between corresponding layer to avoid half DRC violation between two different cells abutted on VDD and VSS. This comes to 1.5 units.
  • Wp = Width of PMOS.
  • Wn = Width of NMOS.

● Height of the standard cell , Wp+Wn+x+2y+2p = 88 units.● Using this formula, Wn is calculated as 27.6 units and Wp is calculated as 41.4 units. Similarly we can calculate Wn and Wp values for different libraries.● If we compare 7T and 11T, 11T is faster and will give better performance because the area for 11T is more so that we can place higher drive strength transistors in it.

  • Using 11T library we can achieve higher utilizations.
  • 11T library are used for better performance.
  • 7T library are used for higher density & low power.

Cells in generic library1. Basic gates (AND, OR, NAND, NOR, INV, EXOR, EXNOR)2. MUX3. HA, FA4. Special cells (Fillers, Tap cells, End Cap, De Caps)5. Tie Cells6. Metal Eco-able cells7. AOI8. OAI9. Boolean function cells10. Flops (Normal D flip flop, Scan-able flop with set / reset)11. Clock gate原文链接:https://mp.weixin.qq.com/s/91uIeOu6Q1MuJuJiZ5OFjg

感谢阅读,别走!点赞、关注、转发后再走吧

转载:全栈芯片工程师

声明:本文内容由易百纳平台入驻作者撰写,文章观点仅代表作者本人,不代表易百纳立场。如有内容侵权或者其他问题,请联系本站进行删除。
david
红包 点赞 收藏 评论 打赏
评论
0个
内容存在敏感词
手气红包
    易百纳技术社区暂无数据
相关专栏
置顶时间设置
结束时间
删除原因
  • 广告/SPAM
  • 恶意灌水
  • 违规内容
  • 文不对题
  • 重复发帖
打赏作者
易百纳技术社区
david
您的支持将鼓励我继续创作!
打赏金额:
¥1易百纳技术社区
¥5易百纳技术社区
¥10易百纳技术社区
¥50易百纳技术社区
¥100易百纳技术社区
支付方式:
微信支付
支付宝支付
易百纳技术社区微信支付
易百纳技术社区
打赏成功!

感谢您的打赏,如若您也想被打赏,可前往 发表专栏 哦~

举报反馈

举报类型

  • 内容涉黄/赌/毒
  • 内容侵权/抄袭
  • 政治相关
  • 涉嫌广告
  • 侮辱谩骂
  • 其他

详细说明

审核成功

发布时间设置
发布时间:
是否关联周任务-专栏模块

审核失败

失败原因
备注
拼手气红包 红包规则
祝福语
恭喜发财,大吉大利!
红包金额
红包最小金额不能低于5元
红包数量
红包数量范围10~50个
余额支付
当前余额:
可前往问答、专栏板块获取收益 去获取
取 消 确 定

小包子的红包

恭喜发财,大吉大利

已领取20/40,共1.6元 红包规则

    易百纳技术社区